Optimising Voltage Stability In Circuits With Simulation Instruments And The Superposition Theorem

In GPS and wi-fi communication, a continuing voltage is important at a desired community department. However the best way to obtain that? One can take a circuit, for example. Simulation instruments like PSpice modify community sections, whereas the Superposition Theorem and suggestions sources restore the unique values within the circuit.

Radio frequency (RF) circuits, generally utilized in GPS and wi-fi communication methods, are designed utilizing sinusoidal indicators in each the time and frequency domains. These circuits rely closely on established community and circuit ideas.

Circuit simulation and evaluation software program, usually referred to as simulators, are important instruments for digital circuit designers. These instruments usually embrace capabilities like schematic seize, printed circuit board (PCB) format, and invoice of supplies era. Most simulators developed from the SPICE (simulation program with built-in circuit emphasis) developed within the Seventies. They use methods like Thevenin and Superposition theorems to analyse voltage and present at circuit nodes.

Initially, Spice operated in batch mode with text-based recordsdata describing circuits utilizing netlist syntax. Over time, digital design automation (EDA) firms added graphical interfaces for circuit constructing, bettering simulation and visualisation. In style early variations included PSpice and ElectronicsWorkbench (later Multisim). These instruments developed to help PCB format creation, design rule checks, and BOM era.

Simulation can also be utilized in instrumentation, making a ‘digital lab bench.’ Some instruments, like Fritzing, present bodily imagery of elements, making simulations resemble real-world circuits. Circuit simulation software program is out there in each free and industrial variations, with free packages like SIMetrix providing restricted options for academic use.

Networks and circuits

The Superposition theorem is extensively used to acquire options to digital and electrical networks utilizing linear components and small sign fashions for non-linear digital and electrical units. Circuit/community utilizing digital elements and small sign system fashions is given (Fig.1). A number of DC voltage and present sources are employed in these linear circuits.

Making use of Superposition to DC semiconductor/MMIC networks

Fig. 1 exhibits the unique circuit for which completely different particular person networks to confirm the Superposition theorem utilizing SPICE/Pspice pc simulation have been written with software program netlist. The node voltages and currents within the authentic circuit are obtained(verified) by an algebraic sum of particular person nodes and currents.

Single-cell evaluation and adjustment

The voltage supply (4Volts) is (Determine 1) modified to (5V) and the worth of the voltage and present throughout 6Ω is calculated utilizing SPICE/PSpice software program. The preliminary worth throughout 6Ω can also be evaluated with (4 volts). Two unbiased present sources (a) one throughout nodes (2-4) Ix and one other (b) throughout nodes (7-0) Iy, are related within the modified circuit in order that their values will be adjusted to deliver again the unique voltage of the preliminary circuit.

To calculate the person present supply values Ix, Iy

First, the equation to acquire each Ix and Iy is obtained utilizing the Superposition theorem for particular person present sources related throughout nodes (2-4)and (7-0). The person trans-resistances for 2 present sources obtained by working Spice/Pspice software program are ( RM1= -0.7742 Ω, RM2-=-2.51616666Ω ) respectively. The governing equation to acquire I and Iy is,

-10.2580-Ix. (0.77742)-Iy.(2.51616666)=-10.6450 ….. (1)

Selecting Ix=2A, Iy is (from (1)) -0.4615751475 A

The modified Spice/PSpice file to acquire the unique voltage(-10.6450 Volts) throughout 6Ω resistor is given in Desk I. The voltage values are verified with the unique circuit.

Desk I

**** 07/17/23 14:11:59 ****** PSpice Lite (October 2012) ****** ID# 10813 ****

Superpositiontheorem circuit (downside 1)

**** Circuit description

***********************************************************************

V10 1 0 DC 1

R12 1 2 2

R23 2 3 1

V30 3 0 DC 5

I24 2 4 DC 1

II24 2 4 DC 2

R24 2 4 4

G40 4 0 2 4 2

R45 4 5 2

V65 6 5 DC 2

IO6 0 6 DC 3

R67 6 7 3

I70 7 0 DC 6

II70 7 0 DC -0.4615751475

R70 7 0 6

.END

**** 07/17/23 14:11:59 ****** PSpice Lite (October 2012) ****** ID# 10813 ****

Superposition theorem circuit (downside 1)

**** Small sign bias answer Temperature= 27.000 DEG C

***********************************************************************

Nodevoltage

( 1) 1.0000 ( 2) 1.4537 ( 3) 5.0000 ( 4) .1762

( 5) -1.3523 ( 6) .6477 ( 7) -10.6450

Voltage supply currents

Title Present

V10 2.269E-01

V30 -3.546E+00

V65 -7.642E-01

Whole energy dissipation 1.90E+01 watts

Job Concluded

Cascaded DC semiconductor community answer

Definition of the issue

The output voltage/present of the community ought to be managed by the automated voltage/current-dependent supply based on the variation desired.

The person contributions attributable to every vitality supply (present/voltage) also needs to be adjustable by a single unbiased supply(s). Three related circuits whose inner elements/components are described by Fig. 3 are cascaded as proven in Fig. 2a, and b describes the cascaded community through which unbiased sources within the second(2^T) and third subnetwork (3^T) are diverse.

An answer to the issue with suggestions

Utilizing the Superposition theorem, particular person contributions attributable to every diverse/adjusted vitality supply are decided on the 1KΩ resistor on the output for every circuit. Utilizing dependent present/voltage managed voltage/present polynomial sources (suggestions precept) and connecting them intelligently on the unvaried vitality supply on the first stage, we’d get the unique circuit along with diverse circuits.

The next community (Fig. 3) is utilized in 2^T, and three^T( two port bins) within the cascaded networks described in Fig. 2a and b.

Desk II

**** 08/13/23 10:19:13 ****** PSpice Lite (October 2012) ****** ID# 10813 ****

Three cascaded equivalent circuits

**** Circuit description

***********************************************************************

.SUBCKT CAS 1 3 5 6 7

R12 1 2 2

R23 2 3 1

I24 2 4 DC 1

R24 2 4 4

G40 4 0 2 4 2

R45 4 5 2

IO6 0 6 DC 3

R67 6 7 3

.ENDS

X1 1 3 5 6 7 CAS

V30 3 0 DC 4

V56 5 16 DC -2

V166 16 6 DC 17.311827

I70 7 0 DC 2

V10 1 0 DC 10

X2 7 8 9 10 11 CAS

V80 8 0 DC 4

V910 9 10 DC -2

I110 11 0 DC 6

X3 11 12 13 14 15 CAS

V120 12 0 DC 4

V1314 13 14 DC -2

I150 15 0 DC 6

R150 15 0 1K

.END

**** 08/13/23 10:19:13 ****** PSpice Lite (October 2012) ****** ID# 10813 ****

Three cascaded equivalent circuits

**** Small sign bias answer Temperature = 27.000 DEG

***********************************************************************

Node voltage

( 1) 10.0000 ( 3) 4.0000 ( 5) 9.2982 ( 6) -6.0136

( 7) -4.5927 ( 8) 4.0000 ( 9) .0716 ( 10) 2.0716

( 11) -6.3228 ( 12) 4.0000 ( 13) -4.7467 ( 14) -2.7467

( 15) -20.6850 ( 16) 11.2980 ( X1.2) 4.9073 ( X1.4) 2.3509

( X2.2) .3547 ( X2.4) -.3321 ( X3.2) .0809 ( X3.4) 1.2119

Voltage supply currents

Title Present

V30 9.073E-01

V56 -3.474E+00

V166 -3.474E+00

V10 -2.546E+00

V80 -3.645E+00

V910 -2.019E-01

V120 -3.919E+00

V1314 2.979E+00

Whole energy dissipation 1.11E+02 watts

Job Concluded

**** 08/13/23 10:19:13 ****** PSpice Lite (October 2012) ****** ID# 10813 ****

Desk III

**** 08/13/23 12:38:23 ****** PSpice Lite (October 2012) ****** ID# 10813 ****

Three cascaded equivalent circuits

**** Circuit description

***********************************************************************

*The DC currents(6A) within the II and III stage have been modified

* to 2A every

.SUBCKT CAS 1 3 5 6 7

R12 1 2 2

R23 2 3 1

I24 2 4 DC 1

R24 2 4 4

G40 4 0 2 4 2

R45 4 5 2

IO6 0 6 DC 3

R67 6 7 3

.ENDS

X1 1 3 5 6 7 CAS

V30 3 0 DC 4

V56 5 6 DC -2

I70 7 0 DC 6

V10 1 0 DC 10

X2 7 8 9 10 11 CAS

V80 8 0 DC 4

V910 9 10 DC -2

I110 11 0 DC 2

X3 11 12 13 14 15 CAS

V120 12 0 DC 4

V1314 13 14 DC -2

I150 15 0 DC 2

R150 15 0 1K

.END

**** 08/13/23 12:38:23 ****** PSpice Lite (October 2012) ****** ID# 10813 ****

Three cascaded equivalent circuits

**** Small sign bias answer Temperature = 27.000 DEG C

***********************************************************************

Node voltage

( 1) 10.0000 ( 3) 4.0000 ( 5) 3.9281 ( 6) 5.9281

( 7) -4.7336 ( 8) 4.0000 ( 9) 2.1116 ( 10) 4.1116

( 11) .4129 ( 12) 4.0000 ( 13) 2.8059 ( 14) 4.8059

( 15) -1.1906 ( X1.2) 5.2908 ( X1.4) 5.0359 ( X2.2) .1586

( X2.4) -1.4226 ( X3.2) 1.9470 ( X3.4) .8035

Voltage supply currents

Title Present

V30 1.291E+00

V56 5.539E-01

V10 -2.355E+00

V80 -3.841E+00

V910 -1.767E+00

V120 -2.053E+00

V1314 -1.001E+00

Whole energy dissipation 3.75E+01 watts

Job concluded

Desk I exhibits the Pspice netlist to calculate the output voltage throughout a one kilo-ohm load. Desk III offers the output voltage throughout one kilo-ohm for adjustments in present sources within the second and third phases.

An extra voltage in sequence to the unbiased voltage supply V30 is to be added on the first stage in order that the output voltage from modified (-1.1906V) is introduced again to the unique unaltered (-20.6850V) at node (15) with altered values of modified dependent present sources (I110, I150).

The next circuit equations calculate the voltage that ought to be added to V30 on the first stage.

-1.1905568 + (0.0124)*V30DX= -20.6850

From which, V30DX= -1572.1290 volts

The modified voltage attributable to adjustments in unbiased present sources within the second and third phases, on the output node(15) is introduced again to -20.6850, which is the unique DC worth on the output node(15) with none adjustments in all three cascaded phases (Desk II), by making use of corrected voltage. Desk IV exhibits the Pspice netlist and outcomes for acquiring (regaining) the unique voltage throughout one kilo-ohm by including V30DX.

Desk IV

**** 08/13/23 18:35:22 ****** PSpice Lite (October 2012) ****** ID# 10813 ****

Three cascaded equivalent circuits

**** Circuit description

***********************************************************************

.SUBCKT CAS 1 3 5 6 7

R12 1 2 2

R23 2 3 1

I24 2 4 DC 1

R24 2 4 4

G40 4 0 2 4 2

R45 4 5 2

IO6 0 6 DC 3

R67 6 7 3

.ENDS

X1 1 3 5 6 7 CAS

V30 3 16 DC 4.

EV160 16 0 VALUE= {(-20.6850+1.1905568)/(0.01239109784)}

V56 5 6 DC -2

I70 7 0 DC 6

V10 1 0 DC 10

X2 7 8 9 10 11 CAS

V80 8 0 DC 4

V910 9 10 DC -2

I110 11 0 DC 2

X3 11 12 13 14 15 CAS

V120 12 0 DC 4

V1314 13 14 DC -2

I150 15 0 DC 2

R150 15 0 1K

.END

**** 08/13/23 18:35:22 ****** PSpice Lite (October 2012) ****** ID# 10813 ****

Three cascaded equivalent circuits

**** Small sign bias answer Temperature = 27.000 DEG C

***********************************************************************

Node voltage

( 1) 10.0000 ( 3)-1569.3000 ( 5) -854.7200 ( 6) -852.7200

( 7) -435.4600 ( 8) 4.0000 ( 9) -115.3600 ( 10) -113.3600

( 11) -58.3240 ( 12) 4.0000 ( 13) -16.7470 ( 14) -14.7470

( 15) -20.6850 ( 16)-1573.3000 ( X1.2)-1057.1000 ( X1.4)-1138.9000

( X2.2) -145.2800 ( X2.4) -158.0500 ( X3.2) -17.6340 ( X3.4) -18.7880

Voltage supply currents

Title Present

V30 5.121E+02

V56 -1.421E+02

V10 -5.336E+02

V80 -1.493E+02

V910 -2.135E+01

V120 -2.163E+01

V1314 -1.021E+00

Whole energy dissipation 3.64E+03 watts

Job concluded

Remaining ideas

The SPICE/Pspice circuit simulation program makes modifications to particular person sections of a cascaded community consisting of resistors and each dependent and unbiased vitality or present sources. These changes are made to realize the specified voltage or present at a selected department of the circuit. The unique voltages and currents within the goal department (with the vitality sources unchanged) will be calculated by making use of the Superposition theorem. The adjustments made to the cascaded community can then be compensated for utilizing suggestions polynomial sources, that are intelligently related on the applicable places to revive the unique voltages and currents within the circuit.

---

References

• Okay. Bharath Kumar, Norton Theorem Equal for Variable Circuit Factor, Sources Utilizing Spice/Pspice Circuit Simulations, Electro Bits Journal, Situation:11. Quantity 5, pp. 5-11, July 2023
• Okay. Bharath Kumar, Cascaded Transmission Parameters from Pspice Circuit Simulation, difficulty 8, Vol. 5, All About Electronics Journal, pp. 51-58, June 2023
• Okay. Bharath Kumar, Strategies to acquire a brand new circuit whose Thevenin and Norton Equivalents are capabilities of two completely different Thevenin and Norton Circuit, Electro Bits Journal, pp. 37-44, Might 2023
• Gorecki, Okay.(2008). SPICE Modeling and the Evaluation of the Self-Excited Push-Pull DC-DC converter with Self-Heating Taken Into Account. Combined Design of Built-in Circuits and Methods, MIXDES (6), pp. 19-21
• Izydorczyk, J., Chojcan, J.(2008).Tuning Of Coupled Resonator LC Filter Aided By SPICE Sensitivity Evaluation. Computational Applied sciences in Electrical and Electronics Engineering, SIBIRCON (7), pp. 21-25
• Radwan, A. G., Madian, A. H., Soliman, A. M.(2016). Two-Port Two Impedances Fractional Order Oscillators. Microelectronics Journal,(9), pp. 40-52
• Steenput,E.(1999). A SPICE Circuit Can Be Synthesized With A Particular Set Of S-Parameters. IEEE PES Winter Assembly, January 31
• Yang, W. Y., and Lee, S. C.(2007) Circuit Methods with MATLAB and PSpice, Chapter X, State: John Wiley & Sons
• Rashid, M. H. (1995) SPICE for Circuits and Electronics Utilizing PSPICE. Prentice Corridor
• J. Keown, J.(2001). OrCAD PSpice and Circuit Evaluation, Prentice Corridor
• Du, H., Gorcea, D., So, P.P.M, Hoefer,W. J. R.(2008). A SPICE Analog Conduct Mannequin Of Two-Port Units With Arbitrary Port Impedances Based mostly On The S- Parameters Extracted From Time-Area Discipline Responses. Worldwide Journal of Numerical Modelling Digital Networks, Units and Fields, 21(1-2), pp. 77-90
• Xia, L., Bell,I. M., Wilkinson,A. J.(2011). Automated mannequin conversion for analog simulation primarily based on SPICE-level description. 6^th Worldwide convention on Design & Expertise of Built-in Methods in Nanoscale Period(DTIS), pp 1-4
• Roy, C. D., and Shail,B. J. Linear Built-in Circuits, New Age Worldwide Writer, New Delhi
• Dillard, W. C.(2004). Is SPICE relevant throughout the ECE curriculum and proceedings. ASEE Southeast Part Convention
• Kumar, R. and Kumar, Okay.(2015). Pspice and Matlab/SimElectronic primarily based instructing of Linear Built-in Circuit:A New Method. Worldwide Journal of Electronics and Electrical Engineering, 3(2), pp. 34-37
• Lintao,L., Jinxiang, W., Mingyan, Y., Ming,J.(2008). A large band circuit mannequin of on-chip spiral inductor. Worldwide convention on Microwave and Millimeter Wave Expertise, ICMMT,(6), pp. 375-377
• Smith,C. E.(1994). Frequency area evaluation of RF and microwave circuits utilizing SPICE. IEEE Trans. MTT, 42( 10), pp. 1904-1909
• Neumayer,R. Haslinger,F. Stelzer,A., Weigel,R.(2002). Synthesis of SPICE appropriate broadband electrical fashions from n-port scattering parameter information. IEEE Worldwide Symposium on Electromagnetic compatibility, 1(8), pp. 469-474
• Prigozy,S. (1989). Novel purposes of SPICE in engineering schooling. IEEE Transactions on Training, 32( 1), pp. 35-38
• Nagel,L.W.(1975). SPICE 2, A Laptop Program To Simulate Semiconductor Circuit. Digital Analysis Laboratory Report ERL-M520, College of California, Berkeley
• SPICE model 2G consumer’s information. (1975), College of California, Berkeley
• Wilson, B.(2007). Tutorial assessment developments in present conveyor and present mode amplifier design. Worldwide Journal of Electronics, 73(3), 533-583
• Bharath Kumar, Okay.(1990). Multi two port parameter simulation utilizing Pspice, Technical Report, Semiconductor Analysis Laboratory, Oki Electrical Trade, Japan
• C. C. Timmermann,C. C.(1995). Precise S Parameter fashions increase SPICE, IEEE Circuits & Units Journal,(9), pp, 17-22
• Kumar, Okay. B. and Wong, T. (1988). Strategies to acquire Z,Y,G,H,S Parameters from SPICE program, IEEE Circuits and Units Journal, pages:30-31

By: Okay. Bharath Kumar, Researcher

The creator obtained a B. Tech diploma in E and CE with highest honours from JNT College, Anantapur, India, in 1981and M. Tech diploma from Indian Institute of Expertise, Kharagpur, India, round Microwave and Optical Communication within the 12 months 1983. Later, he joined Indian Phone Industries, Bengaluru, India and labored round Fiber optics. In 1990, I obtained an M.S. diploma in electrical engineering from the Illinois Institute of Expertise, Chicago, USA and joined Oki Electrical, Japan, as a researcher within the semiconductor laboratory. He has over thirty-four publications on simulation and modelling of digital circuits in varied nationwide and worldwide journals. He’s retired now.